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Abstract—The line current ripple and the size of the dc-link
capacitor can be reduced by interleaving the carriers of the par-
allel Voltage Source Converters (VSCs). However, the interleaving
of carriers introduces circulating current between VSCs, and it
should be suppressed. To limit the circulating current, magnetic
coupling between the interleaved legs is provided by means of the
Coupled Inductor (CI). The design of CI is strongly influenced by
the pulsewidth modulation (PWM) scheme used. The analytical
model to evaluate the flux-linkage in CI is presented in this
paper. The maximum flux density and the core losses being the
most important parameters for CI design, they are evaluated
for continuous PWM and discontinuous pulsewidth modulation
(DPWM) schemes. The effect of each of these PWM schemes on
the design of the CI is discussed in the detail. The simulation and
experimental results are finally presented to validate the analysis.
I. INTRODUCTION
The magnetic excitation in the core of the line filter inductor
mainly has a line frequency component along with small
high frequency ripple components. Reduction in the line filter
inductor, by improving the line current quality leads to smaller
filter and thus higher power density can be achieved. The line
current quality can be improved by interleaving the carrier
signals of the parallel Voltage Source Converters (VSCs)
[1]–[6]. The discussion on the optimal interleaving angle to
minimize the line current ripple is presented in [2]. The
optimized PWM scheme involving multiple sequences and
different interleaving angles to reduce the line current ripple
is also presented [6]. The zone division plot showing the
spatial regions within a sector, where a combination of certain
switching sequence and interleaving angle results into lower
rms current ripple in a switching cycle is also discussed.
However, interleaving of carriers leads to phase shifted pole
voltages (measured with respect to the center point of the dc-
link O in Fig. 1.) of the parallel interleaved legs. This results
in circulating current between VSCs, and it should be limited
in order to reduce the losses and the stresses in both active
and passive components present in the circulating current path.
The magnetic coupling between the interleaved parallel legs,
by means of Couple Inductor (CI) is proposed [7]–[10] and the
schematic is shown in Fig. 2(a). However, to achieve higher
power density, the size of this additional circulating current
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Fig. 1. Interleaved Parallel VSCs with common dc-link.
filter should be reduced.
Neglecting the flux leakage between the coupled winding,
the CI is only subjected to high frequency magnetic flux
reversal determined by the switching frequency of the VSCs.
Due to this high frequency operation core excitation, the size
reduction can be achieved. Moreover, the maximum flux-
density in the core should be kept high to utilize the core
effectively. High frequency flux reversal along with the higher
flux-density in the core results into more core losses. On
the other hand, limited surface area is available for heat
dissipation, if the design is performed with an objective to
reduce the size of the CI. This may lead to thermally limited
design. As the core losses also depend on the peak flux density,
the design of the thermally limited inductor can be realized
by either decreasing the peak flux density in the core or by
providing more cooling. Both of these options lead to reduced
power density.
The core losses depend on the peak flux density and the rate
of change of flux density. Both of these parameters are strongly
influenced by the PWM method used. The peak flux density
in the core of CI for different PWM scheme is discussed
in [9] and modulation method to reduce the flux in CI is
also proposed. However, discussion on the core losses is not
given, which is an important factor in determining the size of
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Fig. 2. Coupled inductor. (a) schematic for phase A, (b) physical arrangement
of CI.
the thermally limited magnetic component, and it should be
considered carefully for proper design of the CI.
The CI is a preferred solution to suppress the circulating
current in parallel interleaved VSCs and the effect of the
carrier based PWM schemes on the design of the CI is
analyzed in this paper. The core experiences high frequency
flux reversal and small size can be achieved. However due to
the small size, the surface area available for heat dissipation
is limited. The effect of the PWM scheme on the parameters
affecting the core is discussed. Moreover, an analytical method
to evaluate the maximum flux-density and losses in the CI for
different PWM schemes is presented. The basic operation of
the CI is discussed in Section II. The effect of the switching
sequences on the flux density in the magnetic core of CI is
presented in Section III. The influence of the flux density
pattern on the design of the CI is presented in Section IV. In
Section VI, the simulation results and the experimental results
are finally presented to validate the analysis.
II. COUPLED INDUCTOR
The instantaneous difference in pole voltages of the inter-
leaved legs of the parallel VSCs results into the circulating
current. Thus, the individual leg current (IA1 and IA2) carries
circulating current in addition to the line current, and it can
be decomposed into two components given as
IA1 = IA1,l + IA,c
IA2 = IA2,l − IA,c
(1)
where, IA1,l and IA2,l are the components of the phase
currents contributing to the resultant line current, and IA,c
is the circulating current component. Assuming ideal VSCs
and neglecting the effect of the hardware/control asymmetry,
the current components contributing to the line current of the
VSCs are considered equal, and the resultant line current is
given as
IA = 2IA1,l = 2IA2,l (2)
The circulating current between the VSCs is
IA,c =
IA1 − IA2
2
(3)
The magnetic coupling between the parallel interleaved legs
provided by CI is used to suppress the circulating current, and
it is discussed below.
The schematic of the coupled inductor is shown in Fig.
2(a), and one of the possible physical arrangements of the CI
is depicted in Fig. 2(b). The flux linkage in CI is given as
λA(t) = λA1(t) + λA2(t) =
∫
(VA1O − VA2O)dt (4)
where VA1O and VA1O are the pole voltages measured with
respect to the fictitious dc-link mid-point O, as shown in Fig.
1. The flux density in the core is given as
BA(t) =
1
2NAc
∫
(VA1O − VA2O)dt (5)
where N is the number of turns and Ac is the core cross-
sectional area. The maximum flux density and the core losses
are the important parameters to consider in the design of the
CI. From (5), it can be inferred that the flux density depends
on the time integral of pole voltage differences, which in
turn depends on the dc-link voltage, the interleaving angle,the
modulation index, and the PWM scheme used. Therefore, the
effect of PWM schemes on the design of CI is analyzed in
following section.
III. PULSEWIDTH MODULATION SCHEMES AND THEIR
EFFECT ON THE COUPLED INDUCTOR DESIGN
The reference space vector
−→
V ref is sampled, and it’s
magnitude (Vref ) and angle (ψ) information is used for the
selection of the two adjacent active state vectors along with
zero vectors to synthesize the
−→
V ref [11]–[13]. The respective
dwell time of active vectors is chosen to maintain volt-sec
balance. Let T1, T2, and Tz be the time during which the
vectors
−→
V 1,
−→
V 2, and
−→
V 0/
−→
V 7 are applied respectively and
it is given by
T1 =
2√
3
|−→V ref |
Vdc
Ts sin(60
◦ − ψ) (6a)
T2 =
2√
3
|−→V ref |
Vdc
Ts sin(ψ) (6b)
Tz = Ts − T1 − T2 (6c)
The time during which the zero vector is applied can be written
as
Tz = KzT0 + (1−Kz)T7
where, 0 6 Kz 6 1
(7)
Different modulation possibilities exist with variation in the
parameter Kz [12]. Kz = 0.5 results into a classical center
aligned SVM. Similarly, DPWM sequences can be generated
by choosing the appropriate value of Kz . The SVM, DPWM1
(60◦clamp), DPWM2 and DPWM3 (30◦) clamp are consid-
ered for comparison [12]–[14] and discussed in following
subsections.
A. The Center-aligned Space Vector Modulation
The opposite polarity zero vectors are applied at the same
time for a duration of Tz/4. For a low modulation indices, the
duty ratio of the zero vectors is dominant. As a result, the CI
is subjected to more flux-linkage at lower modulation indices.
In a thermally limited CI design, higher core losses due to
TABLE I
SVM: FLUX DENSITY DESCRIPTION IN A HALF SWITCHING CYCLE USING PIECEWISE LINEAR EQUATIONS
PWM scheme Sub-sector Peak flux density Bp Flux density B(t)
SVM 0◦ ≤ ψ ≤ 90◦ Bp = Vdc(Tz)8NAc
B(t) =
4Bp
Tz
t for 0 ≤ t ≤ Tz
4
B(t) = Bp for Tz2 ≤ t ≤ (Ts2 − Tz4 )
B(t) = Bp − 4BpTz [t− (
Ts
2
− Tz
4
)] for (Ts
2
− Tz
4
) ≤ t ≤ Ts
2
TABLE II
DPWM1: FLUX DENSITY DESCRIPTION IN A HALF SWITCHING CYCLE USING PIECEWISE LINEAR EQUATIONS
Sub-sector
−→
V ref position Peak flux density Bp Flux density B(t)
0◦ ≤ ψ ≤ 30◦ - Bp = 0 B(t) = 0
30◦ ≤ ψ ≤ 60◦
M cos(30− ψ) > 1√
3
Bp =
VdcTz
4NAc
B(t) =
−2Bp
Tz
t, for 0 ≤ t ≤ Tz
2
B(t) = −Bp, for Tz2 ≤ t ≤ Ts−Tz2
B(t) = −Bp + 2BpTz [t− (
Ts−Tz
2
)], for Ts−Tz
2
≤ t ≤ Ts
2
M cos(30− ψ) < 1√
3
Bp =
Vdc(T1+T2)
4NAc
B(t) =
−2Bp
T1+T2
t, for 0 ≤ t ≤ T1+T2
2
B(t) = −Bp, for T1+T22 ≤ t ≤ Ts−T1+T22
B(t) = −Bp + 2BpT1+T2 [t− (
Ts−T1−T2
2
)], for Ts−T1−T2
2
≤ t ≤ Ts
2
60◦ ≤ ψ ≤ 90◦
M sin(60− ψs) > 1√
3
Bp =
Vdc(Tz+T3)
4NAc
B(t) =
−2Bp
Tz+T3
t, for 0 ≤ t ≤ Tz+T3
2
B(t) = −Bp, for Tz+T32 ≤ t ≤ Ts−Tz−T32
B(t) = −Bp + 2BpTz+T3 [t− (
Ts−Tz−T3
2
)], for Ts−Tz−T3
2
≤ t ≤ Ts
2
M sin(60− ψs) > 1√
3
Bp =
VdcT2
4NAc
B(t) =
−2Bp
T2
t, for 0 ≤ t ≤ T2
2
B(t) = −Bp, for T22 ≤ t ≤ Ts−T22
B(t) = −Bp + 2BpTz+T3 [t− (
Ts−T2
2
)], for Ts−T2
2
≤ t ≤ Ts
2
more flux-linkage at a lower modulation indices decreases
the achievable power density. The flux density pattern is
symmetrical in every quarter cycle of the fundamental, and can
be described using piecewise linear equation as given in Table
I. The peak flux-linkage λA,p changes in every half switching
cycle. As can be inferred from the flux density description
given in Table I, the λA,p is a function of the modulation index
M and the reference space vector angle ψ, and the maximum
value of the peak flux-linkage as a function of modulation
index is given as
λA, pmax =
1
4
VdcTs (8)
Although the maximum value of the peak flux-linkage is
the same for all modulation indices, the flux-linkage pattern is
different. The flux density in the CI for different modulation
indices is shown in Fig. 3. The peak flux density in each half
switching cycle is higher for lower modulation indices, and
reduces with increase in the modulation index as evident from
Fig. 3.
B. DPWM1: 60◦Clamp
In a grid connected application, the grid current has a
power factor close to unity and the use of 60◦ clamp PWM
(DPWM1) leads to switching loss reduction [11], [13], [15].
The unmodulated period for each phase leg is arranged around
the positive and negative peaks of the respective reference
voltage. The switching losses are reduced since each phase leg
is clamped in a region where the current is at its maximum
value [14].
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Fig. 3. The flux density in the CI core when SVM is used. The switching
frequency is 2.5 kHz and maximum flux density in the core is restricted to 1
T.
The flux density in the CI depends on the magnitude and
angle of the reference space vector
−→
V ref . The flux density can
be described using piecewise linear equation as given in Table
II. The flux density for the first quarter of the fundamental
cycle is plotted in Fig. 4 for modulation index of 0.2, 0.5 and
1. The maximum peak flux-linkage varies with the modulation
index, and it is given as
λA,pmax =
{
VdcTs(
1√
3
|−→V ref |
Vdc
), 0 ≤M < 1/√3
1
4VdcTs, 1/
√
3 ≤M < 2/√3
(9)
For modulation indices lower than 1/
√
3, the maximum value
of the peak flux density in case of DPWM1 is less than that
of the SVM. However, for a modulation indices higher than
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Fig. 4. The flux density in the CI core when DPWM1 is used. The switching
frequency is 2.5 kHz and maximum flux density in the core is restricted to 1
T.
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Fig. 5. The flux density in the CI core when DPWM2 is used. The switching
frequency is 2.5 kHz and maximum flux density in the core is restricted to 1
T.
1/
√
3, the λA,pmax for DPWM1 is the same as that of the
SVM.
C. DPWM2: 30◦Lagging Clamp
For a lagging power factor load, DPWM2 can results into
lower core losses [16]. Due to the asymmetrical switching
sequence in each subsector, the flux density no longer exhibits
symmetry in a quarter period of the fundamental. Instead, the
flux-density pattern is symmetrical in every half period of the
fundamental cycle. Similar to DPWM1, the flux density in CI
for DPWM2 can be also described by the piecewise linear
equations. The flux density variation at different modulation
indices is plotted as shown in Fig. 5. The maximum value of
peak flux density λA,pmax is same as that of the DPWM1,
and can be described using (9).
D. DPWM3: 30◦Clamp
In this PWM scheme, each phase leg is clamped to the
opposite dc-link in each 60◦segment. Different zero vectors are
applied in each subsector. The flux density pattern is plotted
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Fig. 6. The flux density in the CI core when DPWM3 is used. The switching
frequency is 2.5 kHz and maximum flux density in the core is restricted to 1
T.
in Fig. 6. The peak flux-density λA,pmax is given as
λA,pmax =

VdcTs(
1√
3
|−→V ref |
Vdc
),
for 0 ≤M < 1/√3
1
4VdcTs,
for 1/
√
3 ≤M < 2/3
VdcTs(
1
2 − 12 |
−→
V ref |
Vdc
),
for 2/3 ≤M < 4/(3 +√3)
VdcTs(
1
2
√
3
|−→V ref |
Vdc
),
for 4/(3 +
√
3) ≤M < 2/√3
(10)
IV. INFLUENCE ON THE COUPLED INDUCTOR DESIGN
The CI suppresses the circulating current by providing mag-
netic coupling between the interleaved parallel legs. Assuming
tight magnetic coupling between the windings, the flux in
the core has only high frequency components, which are
concentrated around the odd multiple of the carrier frequency.
The high frequency excitation could lead to significant size
reduction of the CI. However, more losses due to the high
frequency excitation may result into increased loss density,
and considerable thermal management is required [17], [18].
In order to achieve higher power density, active cooling is
preferred [17]. However, active cooling increases complexity
and should be avoided.
The size of the CI can also be reduced by operating at
higher flux density. However, it also leads to increased losses.
Thus, the volume optimized design of CI may result into
thermally limited design, where the maximum flux density in
the core is determined by the heat dissipation capability of the
CI [19], and not by the saturation flux density. For parallel
interleaved VSCs, the PWM scheme has a strong influence
on the maximum peak flux density and the losses in the CI.
The variation in the maximum value of the peak flux-linkage
with the modulation index for different PWM schemes [9] is
plotted in Fig. 7. The maximum value of the peak flux linkage
is the same in all schemes. however, the flux-linkage pattern is
different. As a result, the core losses would be different in each
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Fig. 7. The maximum peak flux linkage λA,pmax variation with the
modulation index. The flux-linkage is normalized with respect to the VdcTs.
of the schemes, which is an important factor in determining
the size and the efficiency of the the CI, and it is discussed
below.
The
−→
V ref is sampled twice in a switching cycle, and the
losses are evaluated for every half switching period. The flux
density behavior in the half switching period can be described
by the piecewise linear equations given in Table I and II for
SVM and DPWM1 respectively.
The Improved Generalized Steinmetz Equation (IGSE) [20],
[21] is used to calculate the core losses, and the core losses
per unit volume is given as
Pv =
1
T
T∫
0
ki|dB(t)
dt
|α(∆B)β−αdt (11)
where α, β and ki are the constants determined by the material
characteristics. Due to the quarter wave symmetry, the core
losses are evaluated for each half switching cycle over a
quarter period of the fundamental cycle. The average core loss
over this period is given as
Pv =
2
( fswf0 )
( fsw2f0
)∑
k=1
2
Ts
Ts
2∫
0
ki(4Bmaxfsw)
α(∆Bk)
β−αdt (12)
where f0 is the fundamental frequency and fsw is the switch-
ing frequency. The amorphous metal cores are considered,
where the Steinmetz constants are α = 1.51, β = 1.74 and
ki = 0.622.
To compare the PWM method independent of the design
parameters, the volumetric losses in each of the DPWM
scheme is normalized with respect to that of the SVM. Fig. 8
shows that the DPWM3 outperforms other schemes in terms of
the core losses. All the DPWM schemes have lower core losses
compared to SVM at lower modulation indices. The switching
sequences of the DPWM2 are the same as the switching
sequences of DPWM1 in one subsector 1 (0◦ < ψ 6 30◦),
and switching sequences of DPWM3 in other subsector 2
(30◦ < ψ 6 60◦). Thus, the core losses of the DPWM2 is
an average of the core losses of DPWM1 and core losses of
DPWM3 as depicted in Fig. 8. For higher modulation indices,
the DPWM1 has highest core losses, followed by the DPWM2
and SVM.
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Fig. 8. The core losses in the CI for different PWM schemes. The core losses
are normalized with respect to that of the SVM. The carrier frequency is taken
to be the same in all cases.
TABLE III
PARAMETERS FOR SIMULATION STUDY
Parameters Simulation study
Switching frequency 2.5 kHz
DC-link voltage 680 V
Maximum flux density Bmax 1 T
Window utilization factor Kw 0.5
RMS current in winding IA,1(rms) 8 A
Current density J 2 A/m2
Core material Amorphous metal AMCC40
Core cross-sectional area Ac 3.7×10−4m2
No. of turns N 92
V. SIMULATION AND EXPERIMENTAL RESULTS
The CI is designed using area product approach and the
design outcome is given Table III. The area-product (Ap),
which is the product of core cross-sectional area Ac and
window area Aw is given as
Ap = Ac ×Aw =
Vdc,maxIA,1(rms)
4KwJBmaxFs
(13)
where Vdc,max is the maximum dc-link voltage, IA,1(rms) is
the rms current flowing through each winding, Kw is the
window utilization factor and Bmax is the maximum flux
density. The magnetic model is implemented in PLECS and the
simulated flux density is depicted in Fig. 9. The flux density
pattern for all PWM schemes closely matches with the analysis
presented in Section III. The flux density and the circulating
current for SVM is plotted in Fig. 9(a) and 9(b), respectively.
The simulation results are obtained with the modulation index
of M=1. The core experiences the magnetic excitation only for
2/3 of the fundamental period for DPWM schemes as evident
from Fig. 9. The maximum peak flux density in the CI is
same in all PWM schemes with M=1 except the DPWM3.
The DPWM3 has a lower maximum flux density for higher
modulation indices as shown in Fig. 7. The circulating current
is proportional to the flux density in the core as it is evident
from the Fig. 9(a) and 9(b) and thus the circulating current is
measured and used for comparison of PWM schemes in the
experimental setup due to ease of the measurement.
Experimental measurements have been obtained to demon-
strate the validity of the analysis presented in the paper.
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Fig. 9. Simulated flux density in the CI and the circulating current. (a)
SVM: flux density, (b) SVM: circulating current, (c) DPWM1: flux density,
(d) DPWM2: flux density, (e) DPWM3: flux density.
The prototype has been built and the experiments have been
performed on the setup and the schematic of the test setup is
shown in fig. 1. The single phase inductors are used which
will also introduce inductance in the circulating current path.
This arrangement is adopted to simplify the measurement [9].
From Fig. 1, the dynamic behavior of the circulating current
is given as
IA,c =
1
2Lf
∫
(VA1O − VA2O) dt (14)
From (4) and (14), it is clear that the circulating current in
phase (IA,c)is a replica of the flux linkage in the core, and the
readings of IA1−IA2, which is equal to 2×IA,c are obtained.
(a)
(b)
(c)
(d)
Fig. 10. Performance comparison of the PWM schemes: The modulation
index M=1. (a) SVM: Ch1: Phase A line current, Ch2: Phase A circulating
current (2 × IA,c), Ch3: common-mode circulating current (3 × ICM ), (b)
DPWM1, (c) DPWM2, (d) DPWM3.
The dc-link voltage is set to 600 V. The carrier frequency
is taken to be 2.5 kHz and the interleaving angle of 180◦is
chosen. The dead-time of 2 µs is used. The line filter inductor
of 6.8 mH is used and resistive load is set to 20 Ω. The
inductance in the circulating current path is 2×6.8 mH. The
results for modulation index of 1 for different PWM schemes
are given in Fig. 10.
The maximum value of the peak circulating current IA,c is
measured for different PWM schemes. The modulation index
is varied in full linear range. The peak value of circulation
current is different in each half switching period and the
highest value of the peak of IA,c is captured and given in
Table IV. The circulating current is a replica of the flux-
linkage in the CI. The maximum value of the peak of the
circulating current is the same in all of the PWM schemes.
For SVM, a constant value of IA,cmax is observed over
the entire modulation range, which is in agreement with the
analysis presented in the Section III. The DPWM schemes
have smaller IA,cmax for lower modulation indices, and the
IA,cmax variation with modulation index matches with the
analysis.
TABLE IV
COMPARISON: MAXIMUM VALUE OF PEAK OF IA,c
M IA,cmax
SVM DPWM1 DPWM2 DPWM3
0.1 3.55 0.79 0.81 0.84
0.2 3.52 1.46 1.47 1.47
0.3 3.50 2.09 2.07 2.02
0.4 3.55 2.68 2.67 2.63
0.5 3.50 3.23 3.19 3.20
0.6 3.48 3.72 3.72 3.79
0.7 3.48 3.63 3.63 3.71
0.8 3.42 3.55 3.42 3.27
0.9 3.40 3.50 3.42 2.82
1.0 3.40 3.48 3.36 2.97
1.1 3.36 3.48 3.36 3.24
1.15 3.38 3.39 3.37 3.37
VI. CONCLUSION
The influence of the PWM schemes on the design of the
CI, used for the circulating current reduction in the paral-
lel interleaved VSCs, is discussed. The carrier interleaving
improves the line current quality, thus size of the line filter
can be reduced. However, it requires additional circulating
current filter. The design of this filter is strongly influenced
by the PWM scheme used. The analytical model to evaluate
the flux density in the CI is presented. The maximum value
of the peak flux density for different PWM schemes is same,
however the flux density pattern is different. This would results
into different core losses. The core losses, being the important
factor for proper thermal design of CI, it is also evaluated for
each of the PWM schemes. The use of SVM incurs more
core losses for lower modulation indices. The comparison
also indicates that the use of DPWM3 results into lowest
core losses in CI. Although the core is excited for 2/3 of
the fundamental period in all DPWM schemes, the switching
sequences involved in DPWM1 results into more flux linkage
at higher modulation indices and thus incurs highest core
losses for modulation indices higher than 0.6.
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